


Hazards of Pipeline



How do we analyze performance of processors?

"Iron law" of processor performance

$$\frac{\text{Time}}{\text{Program}} = \frac{\text{Instructions}}{\text{Program}} \times \underbrace{\frac{\text{Cycles}}{\text{Instruction}}}_{\text{depends on ISA, Technology}} \times \frac{\text{Time}}{\text{Cycle}}$$

depends on architecture we


CPI = Cycles per Instⁿ.

$$\text{IPC} = \text{Inst}^n \quad \text{Cycle} = \frac{1}{\text{CPI}}$$

Tsec.


Single-cycle un-pipelined : CPI = 1.

cycle time: long



Pipelined — CPI = 1, cycle time: short

Pipelined — CPI=1, cycle time: short



Unpipelined $\frac{\text{Time}}{\text{Prog.}} = \frac{3}{1} \times \frac{1}{1} \times \frac{T}{1} = 3T$

Pipelined: $\frac{\text{Time}}{\text{Prog.}} = \frac{3}{1} \times \frac{1}{1} \times \frac{T}{5} = \frac{3T}{5}$

		1	2	3	4	5	6
Ins 1		F	D	X	M	W	
2	→		F	D	X	M	W
3				F	D	X	M
4							
5							

ADD R1, R2, R3

ADD R4, R1, R5

RAW → Read after Write

DATA Hazard:

	1	2	3	4	5	6	7	8	9	10
ADD	F	D	X	M	W					
ADD		F	<u>D</u>	D	D	D	X	M	W	
Ins			F	F	F	F	D	X	M	W

Data Hazard: occurs when one Instⁿ depends on a data value produced by a

preceding Instⁿ still in the pipeline.